AQT Reports Optimizing SWAP Networks for Quantum Computing

2022-08-08 07:48:33 By : Ms. Leona Deng

Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them

Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them

By Monica Hernandez, Lawrence Berkeley National Laboratory

A research partnership at the Advanced Quantum Testbed (AQT) at Lawrence Berkeley National Laboratory (Berkeley Lab) and Chicago-based Super.tech (acquired by ColdQuanta in May 2022) has demonstrated how to optimize the execution of the ZZ SWAP network protocol, important to quantum computing. The team also introduced a new technique for quantum error mitigation that will improve the network protocol’s implementation in quantum processors. The experimental data was published this July in Physical Review Research, adding more pathways in the near term to implement quantum algorithms using gate-based quantum computing.

Quantum processors with two- or three-dimensional architectures have limited qubit connectivity where each qubit interacts with only a limited number of other qubits. Furthermore, each qubit’s information can only exist for so long before noise and errors cause decoherence, limiting the runtime and fidelity of quantum algorithms. Therefore, when designing and executing a quantum circuit, researchers must optimize the translation of the circuit made up of abstract (logical) gates to physical instructions based on the native hardware gates available in a given quantum processor. Efficient circuit decompositions minimize the operating time because they consider the number of gates and operations natively supported by the hardware to perform the desired logical operations.

SWAP gates — which swap information between qubits — are often introduced in quantum circuits to facilitate interactions between information in non-adjacent qubits. If a quantum device only allows gates between adjacent qubits, swaps are used to move information from one qubit to another non-adjacent qubit.

In noisy intermediate-scale quantum (NISQ) hardware, introducing swap gates can require a large experimental overhead. The swap gate must often be decomposed into native gates, such as controlled-NOT gates. Therefore, when designing quantum circuits with limited qubit connectivity, it is important to use a smart compiler that can search for, decompose, and cancel redundant quantum gates to improve the runtime of a quantum algorithm or application.

The research partnership used Super.tech’s SuperstaQ software enabling scientists to finely tailor their applications and automate the compilations of circuits for AQT’s superconducting hardware, particularly for a native high-fidelity controlled-S gate, which is not available on most hardware systems. This smart compiling approach with four transmon qubits allows the SWAP networks to be decomposed more efficiently than standard decomposition methods.

A network of ZZ SWAP gates requires only minimal linear connectivity between qubits without additional couplings, so it offers practical advantages for the efficient execution of quantum algorithms such as the Quantum Approximate Optimization Algorithm (QAOA). QAOA approximates solutions to combinatorial optimization problems — finding the optimal answer by giving a set of criteria. The Maximum-Cut problem, which can be used to arrange hubs on a transport grid system, is an example of a famous combinatorial optimization problem that can be potentially solved faster with QAOA using quantum circuits.

(Editor’s Note: Excerpted here is the abstract, slightly reformatted, from the just-published Physical Review Research paper:)

“The SWAP network is a qubit routing sequence that can be used to efficiently execute the Quantum Approximate Optimization Algorithm (QAOA). Even with a minimally connected topology on an n-qubit processor, this routing sequence enables O(n2 ) operations to execute in O(n) steps. In this work, we optimize the execution of SWAP networks for QAOA through two techniques.

First, we take advantage of an overcomplete set of native hardware operations [including 150-ns controlled- π2 phase gates with up to 99.67(1)% fidelity] to decompose the relevant quantum gates and SWAP networks in a manner which minimizes circuit depth and maximizes gate cancellation.

Second, we introduce equivalent circuit averaging, which randomizes over degrees of freedom in the quantum circuit compilation to reduce the impact of systematic coherent errors.

Our techniques are experimentally validated at the Advanced Quantum Testbed through the execution of QAOA circuits for finding the ground state of two- and four-node Sherrington-Kirkpatrick spin-glass models with various randomly sampled parameters. We observe a ∼60% average reduction in error (total variation distance) for QAOA of depth p = 1 on four transmon qubits on a superconducting quantum processor.”

“One of the toughest challenges in quantum computing is to perform discrete logic operations. Because our control signals are analog and continuous, they’re always imperfect. As we build more complex quantum circuits, the software infrastructure that optimally compiles gates tailored for AQT’s hardware helps us achieve higher operational fidelity,” said Akel Hashim, the lead AQT researcher on the experiment and a graduate student at the University of California, Berkeley.

“A unique feature of quantum computing is that it enables partial logic gates. This feature has no parallel in traditional boolean logic—for example, your laptop computer can’t execute 50% of an AND gate. AQT’s ability to calibrate these partial controlled-S quantum gates opened the door for us to develop a wider array of novel optimizations to squeeze the most out of the hardware,” said Rich Rines, formerly of Super.tech and currently a software engineer at ColdQuanta.

“A key software engineering challenge for this experiment was collaborating remotely, so we iteratively developed quantum circuit optimizations informed by the custom gates AQT’s team calibrated. We optimized end-to-end by figuring out how to serialize these pulses while considering the hardware. We also figured out how to integrate open-source quantum software packages with our compiler, ensuring that our optimizations don’t re-invent the wheel,” said Victory Omole, formerly at Super.tech and software engineer at ColdQuanta.

As part of the experiment, the team also introduced a novel technique called Equivalent Circuit Averaging (ECA), which randomized the various parameters of the SWAP networks to generate many logically equivalent circuits. ECA randomizes the decomposition of quantum circuits, mitigating the impact of systematic coherent errors — one of the most severe errors in quantum computers and widely studied at AQT.

“I proposed a way to merge my previous experimental work in randomized compiling with Quantum Benchmark (acquired by Keysight) using Super.tech’s smart compiler to study a new way to reduce the impact of crosstalk errors,” said Hashim. “I would not have had the insight to come up with this idea had I not worked with other researchers as part of AQT’s user program. As someone who’s going to enter the workforce, networking is critical to building a core base of people I know in the field who are experts in various areas, to whom I can pitch research ideas as well.”

These experimental optimizations resulted in an improvement of up to 88% in the performance accuracy of QAOA. Researchers are looking to continue to explore and refine the methods in this work and apply them to other applications.

Supporting Industry Growth With An Open-Access Research Lab

AQT operates a state-of-the-art open experimental testbed based on superconducting circuits and is funded by the United States Department of Energy Office of Science Advanced Scientific Computing Research (ASCR) program. Technologies developed elsewhere can be deployed and field-tested at AQT, providing deep access to the full quantum computing stack at no additional cost.

Since the inauguration of its user program in 2020, AQT provided Super.tech, one of several industry users, with low-level access to the hardware to test their ideas. Few cloud-based quantum platforms offer this type of full access to the entire quantum computing stack and real-time feedback from the hardware experts at no cost. Super.tech collaborated with AQT’s expert experimental team to learn ways to improve performance on this type of hardware.

“By revealing the inner controls of quantum hardware, AQT’s collaborative approach with users drives innovation throughout the quantum computing stack. We look forward to continuing our research collaboration with AQT, and we will continue to share these results with the scientific community by publishing our learnings,” said Pranav Gokhale, VP of Quantum Software at ColdQuanta and Super.tech former CEO and Co-Founder.

AQT at Berkeley Lab continues to grow as a cutting-edge hub for quantum information research and development by bringing together expertise and users, including early-stage startups, such as Super.tech, who now continue in their growth journey as part of ColdQuanta.

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Lawrence Livermore National Laboratory (LLNL) is one of the laboratories that operates under the auspices of the National Nuclear Security Administration (NNSA), which manages the United States’ stockpile of nuclear we Read more…

Back in June, the EuroHPC Joint Undertaking — which serves as the EU’s concerted supercomputing play — announced its first exascale system: JUPITER, set to be installed by the Jülich Supercomputing Centre (FZJ) in 2023. But EuroHPC has been preparing for the exascale era for a much longer time: eight months before... Read more…

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high-performance computing community. Whether it’s a promotion, new company hire, or even an accolade, we’ Read more…

Factories, farms and landfills are functionally essential to our daily lives, but the less-than-desirable smells they often produce may be somewhat less necessary. Researchers from the University of New Orleans, the Louisiana Department of Environmental Quality, and the Jefferson Parish Department of Environmental Affairs in Jefferson, Louisiana... Read more…

A research partnership at the Advanced Quantum Testbed (AQT) at Lawrence Berkeley National Laboratory (Berkeley Lab) and Chicago-based Super.tech (acquired by ColdQuanta in May 2022) has demonstrated how to optimize the execution of the ZZ SWAP network protocol, important to quantum computing. The team also introduced a new technique... Read more…

Data is critical to HPC, and ensuring your simulations have the data they need — when they need it — is essential. However, data can originate from many sources and need to be consumed by diverse resources. Read more…

A major issue facing financial services organizations is tracking fraud due to money laundering. Trying to track money laundering is an expensive and time-consuming process due to the large volumes of financial data which must be analyzed. Read more…

When an aircraft goes supersonic, the boundary layer of the “separation bubble” along the aircraft’s surface can be disrupted by the impact of the resulting sonic boom — and if that happens, there are significant performance losses. At Argonne National Laboratory, researchers are using supercomputing to study this shock/boundary-layer... Read more…

Back in June, the EuroHPC Joint Undertaking — which serves as the EU’s concerted supercomputing play — announced its first exascale system: JUPITER, set to be installed by the Jülich Supercomputing Centre (FZJ) in 2023. But EuroHPC has been preparing for the exascale era for a much longer time: eight months before... Read more…

After two-plus years of contentious debate, several different names, and final passage by the House (243-187) and Senate (64-33) last week, the Chips and Science Act will soon become law. Besides the $54.2 billion provided to boost US-based chip manufacturing, the act reshapes US science policy in meaningful ways. NSF’s proposed budget... Read more…

A new version of a standard backed by major cloud providers and chip companies could change the way some of the world's largest datacenters and fastest supercomputers are built. The CXL Consortium on Tuesday announced a new specification called CXL 3.0 – also known as Compute Express Link 3.0... Read more…

With HPC demand ballooning and Moore’s law slowing down, modern supercomputers often undergo exhaustive efficiency efforts aimed at ameliorating exorbitant energy bills and correspondingly large carbon footprints. Others, meanwhile, are asking: is min-maxing the best option, or are there easier paths to reducing the bills and emissions of... Read more…

The Universal Chiplet Interconnect Express (UCIe) consortium is moving ahead with its effort to standardize a universal interconnect at the package level. The c Read more…

As the need for speed drives computational workloads, more standards organizations are coalescing around a standard called Compute Express Link – also known a Read more…

The U.S. House today passed the CHIPS and Science Act of 2022, which authorizes $280 billion in funding to boost semiconductor research and production in the country. The passage of the bill paves the way for U.S. president Joe Biden to sign the legislation into law, which would officially open up funding... Read more…

The pitch for GE Research is easy, as Richard Arthur, senior director of computational methods research for GE Research, explained at the latest meeting of the DOE’s Advanced Scientific Computing Advisory Committee (ASCAC): a third of the electrons in the world that flow through devices are generated on GE equipment; every two seconds... Read more…

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

In April 2018, the U.S. Department of Energy announced plans to procure a trio of exascale supercomputers at a total cost of up to $1.8 billion dollars. Over the ensuing four years, many announcements were made, many deadlines were missed, and a pandemic threw the world into disarray. Now, at long last, HPE and Oak Ridge National Laboratory (ORNL) have announced that the first of those... Read more…

The U.S. Senate on Tuesday passed a major hurdle that will open up close to $52 billion in grants for the semiconductor industry to boost manufacturing, supply chain and research and development. U.S. senators voted 64-34 in favor of advancing the CHIPS Act, which sets the stage for the final consideration... Read more…

The 59th installment of the Top500 list, issued today from ISC 2022 in Hamburg, Germany, officially marks a new era in supercomputing with the debut of the first-ever exascale system on the list. Frontier, deployed at the Department of Energy’s Oak Ridge National Laboratory, achieved 1.102 exaflops in its fastest High Performance Linpack run, which was completed... Read more…

The first-ever appearance of a previously undetectable quantum excitation known as the axial Higgs mode – exciting in its own right – also holds promise for developing and manipulating higher temperature quantum materials... Read more…

Additional details of the architecture of the exascale El Capitan supercomputer were disclosed today by Lawrence Livermore National Laboratory’s (LLNL) Terri Read more…

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

HPCwire takes you inside the Frontier datacenter at DOE's Oak Ridge National Laboratory (ORNL) in Oak Ridge, Tenn., for an interview with Frontier Project Direc Read more…

AMD is getting personal with chips as it sets sail to make products more to the liking of its customers. The chipmaker detailed a modular chip future in which customers can mix and match non-AMD processors in a custom chip package. "We are focused on making it easier to implement chips with more flexibility," said Mark Papermaster, chief technology officer at AMD during the analyst day meeting late last week. Read more…

Intel reiterated it is well on its way to merging its roadmap of high-performance CPUs and GPUs as it shifts over to newer manufacturing processes and packaging technologies in the coming years. The company is merging the CPU and GPU lineups into a chip (codenamed Falcon Shores) which Intel has dubbed an XPU. Falcon Shores... Read more…

The long-troubled, hotly anticipated MareNostrum 5 supercomputer finally has a vendor: Atos, which will be supplying a system that includes both Nvidia and Inte Read more…

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

You may recall that efforts proposed in 2020 to remake the National Science Foundation (Endless Frontier Act) have since expanded and morphed into two gigantic bills, the America COMPETES Act in the U.S. House of Representatives and the U.S. Innovation and Competition Act in the U.S. Senate. So far, efforts to reconcile the two pieces of legislation have snagged and recent reports... Read more…

Close to a decade ago, AMD was in turmoil. The company was playing second fiddle to Intel in PCs and datacenters, and its road to profitability hinged mostly on Read more…

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

© 2022 HPCwire. All Rights Reserved. A Tabor Communications Publication

HPCwire is a registered trademark of Tabor Communications, Inc. Use of this site is governed by our Terms of Use and Privacy Policy.

Reproduction in whole or in part in any form or medium without express written permission of Tabor Communications, Inc. is prohibited.